zephyr/soc: Add SoC layer for amd_acp_7_3_adsp
Add SoC support for AMD ACP 7.3 Audio DSP based on Xtensa architecture.
This includes:
- Xtensa core configuration headers
- SoC-specific configuration files
- Required definitions for ACP 7.3 DSP platform integration
This change enables integrating ACP 7.3 DSP support with Zephyr-based platforms and is required for enabling audio drivers and SOF support. Signed-off-by: Sneha Voona sneha.voona@amd.com
版权所有:中国计算机学会技术支持:开源发展技术委员会
京ICP备13000930号-9
京公网安备 11010802047560号
General Notes for Cadence/Tensillica HAL Updates
The xtensa HAL is supplied by Cadence/Tensillica and is indended to support all xtensa ISA configurations used by different devices.
Zephyr needs certain HAL modifications for ease of management for use within Zephyr and these changes need to be applied to any HAL updates from Cadence.
The HAL build script creates individual source files per functions by defining _SPLIT* macros and including corresponding source files, in an attempt to compile one function per file. These should be removed. See 84ff6039fc8f435551bb7915e098184c95fa24f2 and 16324fd861596f57517524cd9d6fc66b077db4e8.
This file should be updated accordingly to reflect any new changes required in new HALs.