Update the Chisel version to 3.6.1
An almost empty chisel project (and adder) as a starting point for hardware design.
To generate Verilog code for the adder execute:
make
Run the tests with:
make test
Cleanup the repository with:
make clean
©Copyright 2023 CCF 开源发展委员会 Powered by Trustie& IntelliDE 京ICP备13000930号
chisel-empty
An almost empty chisel project (and adder) as a starting point for hardware design.
To generate Verilog code for the adder execute:
Run the tests with:
Cleanup the repository with: